

# EXHIBIT D

# Status and Prospects for SiC Power MOSFETs

James A. Cooper, Jr., *Fellow, IEEE*, Michael R. Melloch, *Fellow, IEEE*, Ranbir Singh, Anant Agarwal, *Member, IEEE*, and John W. Palmour, *Member, IEEE*

**Abstract**—SiC electronic device technology has made rapid progress during the past decade. In this paper, we review the evolution of SiC power MOSFETs between 1992 and the present, discuss the current status of device development, identify the critical fabrication issues, and assess the prospects for continued progress and eventual commercialization.

**Index Terms**—Metal-oxide semiconductor field effect transistors (MOSFETs), power devices, silicon carbide.

## I. INTRODUCTION

IT WAS recognized in the late 1980s that power switching devices in silicon were approaching their theoretical limits [1] and that these limits could be significantly extended by fabricating power devices in materials with higher breakdown electric fields, such as silicon carbide (SiC) or semiconducting diamond. For vertically oriented majority carrier devices, the theoretical minimum value of the resistance-area product under optimum punchthrough conditions is

$$R_{SP} = \left(\frac{3}{2}\right)^3 \frac{V_B^2}{\mu_N \epsilon_S E_C^3} = \frac{3.375 V_B^2}{\mu_N \epsilon_S E_C^3} \quad (1)$$

where  $R_{SP}$  is the specific resistance in  $\Omega\text{-cm}^2$ ,  $\mu_N$  is the electron mobility perpendicular to the surface,  $\epsilon_S$  is the permittivity of the semiconductor,  $E_C$  is the critical field for avalanche breakdown perpendicular to the surface, and  $V_B$  is the designed blocking voltage of the drift region. Although it varies with doping, the critical field  $E_C$  in SiC is almost an order of magnitude higher than in silicon. Even allowing for the lower electron mobility, the specific resistance in SiC at a given blocking voltage is about  $400\times$  lower than in silicon. At a time when silicon devices are approaching their theoretical limits of performance, such a large improvement is quite significant.

Semiconducting diamond faces several material problems that make implementation of MOSFETs impractical at the present time, but the situation in SiC is much more promising. Commercially available as single crystal wafers since 1990, SiC is the only known compound semiconductor whose native oxide is  $\text{SiO}_2$ . This makes it an ideal candidate for high-performance power MOSFETs.

SiC is a hexagonal crystal, and the lack of cubic symmetry causes the electron mobility, electron saturation velocity, impact ionization coefficients, thermal oxidation rates, and MOS

interface properties all to be anisotropic. The SiC lattice consists of alternating planes of silicon and carbon atoms, and the stacking sequence of these planes defines different *polytypes* of the material, identified by the repeat distance of the stacking sequence (e.g., 3C, 4H, 6H, 15R, etc.). The lattice constant in the basal plane is virtually identical for all polytypes, but important electrical properties such as the bandgap energy, electron mobility, and critical field differ significantly between polytypes. SiC crystals are also polar, so that each wafer has a silicon-terminated face (0001) and a carbon-terminated face (000 $\bar{1}$ ). Oxidation rates and MOS properties are significantly different on the silicon- and carbon-faces of the wafer, and most device fabrication is performed on the (0001) silicon face.

The high thermal and chemical stability of SiC makes certain types of fabrication operations difficult. For example, diffusion coefficients for dopant atoms are extremely low at the temperatures typically used for silicon device processing, and for this reason selective doping of SiC is accomplished by ion implantation. Implant activation typically requires annealing at temperatures between 1000 and 1700 °C. Oxidation rates are lower than in silicon. Chemical etching is impractical owing to the high chemical stability of SiC, and selective etching is accomplished by reactive ion etching (RIE) using fluorinated gases such as  $\text{NF}_3$  or  $\text{SF}_6$ . These factors pose challenges in the fabrication of SiC devices and limit the types of device structures that can be realized in the material. This will become apparent in the discussions of specific device structures below.

## II. EXPERIMENTAL RESULTS

### A. Early MOSFETs

The first MOSFETs in SiC were reported in the late 1980s [2]–[4] and the first power MOSFETs in 1994 [5]. The power devices were vertical trench MOSFETs, or UMOSFETs, as illustrated in Fig. 1(a). UMOSFETs are attractive because the base and source regions can be formed epitaxially, without the need for ion implantation and associated high-temperature annealing. In UMOSFETs, the MOS channel is formed on the sidewalls of trenches created by RIE. As a result, the MOS interface lies on the “ $a$ -axis” surface of the crystal, typically on the (1 $\bar{1}00$ ) or (11 $\bar{2}0$ ) planes. Unlike the (0001) silicon face, these  $a$ -axis surfaces expose an equal number of silicon and carbon atoms at the interface. Little is known about the oxide-semiconductor bonding on these surfaces, particularly the role of carbon bonds, but the MOS interface is generally thought to be inferior to interfaces formed on the (0001) silicon face, where only silicon atoms are present [6]. However, this conclusion is not firmly established, and one group has reported excellent electron mobility along the (11 $\bar{2}0$ ) interface [7].

Manuscript received July 13, 2001; revised November 20, 2001. This work was supported by ONR/MURI Grant N00014-95-1-1302. The review of this paper was arranged by Editor M. A. Shibib.

J. A. Cooper, Jr., and M. R. Melloch are with the School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA.

R. Singh, A. Agarwal, and J. W. Palmour are with Cree Research, Inc., Durham, NC 27703 USA.

Publisher Item Identifier S 0018-9383(02)03042-3.




Fig. 1. (a) Cross section of a trench-gate UMOSFET, typical of those made in SiC between 1992 and 1998. Note that the source can be formed either by epitaxy or implantation. (b) Cross section of a planar DMOSFET, typical of those made in SiC since 1996. The base and source are formed by nonself-aligned ion implantation.

Another disadvantage of the UMOS geometry becomes apparent when one considers the peak electric fields in the device. At the onset of avalanche breakdown, the electric field at the p-n junction in SiC is almost  $10\times$  higher than in silicon, owing to the higher critical field of the material. At the MOS interface, the field in the oxide exceeds the semiconductor field by the ratio of the dielectric constants, a factor of 2.5. This places the field in the oxide at around 5 MV/cm, a value dangerously close to oxide breakdown. The geometry of the trench corner further increases the oxide field due to field crowding, resulting in local oxide failure. By 1995, UMOSFETs fabricated on the carbon face of SiC had achieved blocking voltages about 260 V [8], limited by oxide breakdown at the trench corners. Further progress was only made after major modifications to the MOSFET geometry, as described in Sections II-B and II-D.

The specific resistance  $R_{SP}$  of UMOSFETs produced between 1992 and 1995 was in the range of 10–50 m $\Omega$ -cm<sup>2</sup>, higher than the theoretical minimum predicted by (1) for those blocking voltages. In these devices, as in all SiC power MOSFETs reported to date, the specific resistance is dominated by the MOSFET channel and not by the drift region. This, in effect, prevents designers from taking full advantage of the higher critical field of SiC, as promised by equation (1). The issue of MOSFET channel resistance and MOS inversion layer mobility will be discussed more fully in Section III.

## B. DMOSFETs

An obvious way to avoid the problem with oxide breakdown at the trench corners is to eliminate the trenches. This was accomplished in 1996 with the introduction of planar double-implanted DMOSFETs [9], shown in Fig. 1(b). Since impurity diffusion is impractical in SiC, the base and source regions are formed by successive ion implantation using aluminum or boron for the p-type base and nitrogen for the n<sup>+</sup> source. Because p-type implant anneals are conducted at temperatures between 1600 and 1700 °C, self-aligned implant processes using polysilicon gates are not practical in SiC, and realignment tolerances must be allowed between the base, source, and gate features. However, in spite of these drawbacks, the elimination of the trench corners resulted in a  $3\times$  improvement in device blocking voltage, to 760 V.

A useful figure of merit to compare device performance is the ratio  $V_B^2/R_{SP}$ . This follows naturally from (1), which represents the ideal situation in which the resistance is dominated by the drift region and there is no two-dimensional (2-D) field crowding. In such a case,  $V_B^2/R_{SP}$  has a theoretical maximum value of  $(\mu_N \epsilon_S E_C^3)/3.375$ , a quantity that depends only upon fundamental material parameters. Any real device will have a  $V_B^2/R_{SP}$  value below the theoretical maximum. Thus,  $V_B^2/R_{SP}$  becomes a useful measure of the ideality of a given experimental device.

In addition to the resistance of the MOS inversion layer, the specific resistance of the DMOSFET also includes the resistance of the JFET region between the implanted p-base regions. This introduces a tradeoff in the design: As the spacing between base regions is increased to reduce the JFET resistance, the area of the device also increases, increasing  $R_{SP}$ . In addition, as the spacing increases, and the effectiveness of the base regions in terminating the electric field in the blocking state diminishes, increasing the field in the oxide and lowering the blocking voltage. The optimum base spacing can be defined as that value that maximizes the value of  $V_B^2/R_{SP}$  for the DMOSFET.

The DMOSFET geometry offers many advantages in SiC, and several groups have reported novel DMOS variations. The most notable of these are the accumulation-channel DMOSFET developed at North Carolina State University, Raleigh, in 1997 [10], the triple-implanted DMOSFET reported by Siemens in 1998 [11], and the static induction accumulation FET (SIAFET) developed by Kansai Electric Power Company (KEPCO) and Cree, Inc., Durham, NC, in 2000 [12]. The accumulation-channel DMOSFET is formed by burying the p-base beneath the surface, leaving a thin n-type region adjacent to the oxide-semiconductor interface. This increases the effective MOS channel mobility, reducing  $R_{SP}$ . The North Carolina State device exhibited a blocking voltage of 350 V, specific resistance of 18 m $\Omega$ -cm<sup>2</sup>, and  $V_B^2/R_{SP}$  of 6.8 MW/cm<sup>2</sup>. The triple-implanted 6H-SiC DMOSFET reported by Siemens exhibited a blocking voltage of 1800 V, specific resistance of 46 m $\Omega$ -cm<sup>2</sup>, and  $V_B^2/R_{SP}$  of 70 MW/cm<sup>2</sup>.

The SIAFET developed by KEPCO and Cree is structurally similar to the accumulation-channel DMOSFET, but each cell of the device contains a channel-terminating p<sup>+</sup> surface contact that plays an important role in both blocking and on-state




Fig. 2. Cross section of a lateral DMOSFET on an insulating substrate, first introduced in SiC in 1997.

operation. In the on-state, the  $p^+$  surface contact and buried p-base are forward biased relative to the channel, reducing the lateral depletion of the JFET region between the buried p-base regions and conductivity modulating both the channel and JFET regions. This makes it possible to design the device with a smaller JFET gap than would otherwise be the case, providing increased protection to the gate oxide in the blocking state. At the present time the SIAFET holds the record for MOSFET blocking voltage, 6.1 kV, with a specific resistance of  $732 \text{ m}\Omega\text{-cm}^2$  and a  $V_B^2/R_{SP}$  of  $51 \text{ MW/cm}^2$  [12]. For comparison, the theoretical maximum  $V_B^2/R_{SP}$  for silicon power MOSFETs is only about  $4 \text{ MW/cm}^2$ .

### C. LDMOSFETs

SiC lateral DMOSFETs were introduced in 1997 [13] to enable blocking voltages higher than permitted by the thickness of the epilayers available at that time. The basic geometry, Fig. 2, consists of an n-type epilayer on an insulating SiC substrate. As in the conventional DMOSFET, the p-base and  $n^+$  source are formed by ion implantation. The source implant step is also used to form a drain contact on the top surface, allowing the drift region to extend laterally along the surface instead of vertically. The original LDMOSFET [13] exhibited a blocking voltage of 2600 V,  $3\times$  higher than that of vertical devices available at the time.

The LDMOSFET requires a large surface area to accommodate the lateral drift region, but this can be minimized by employing reduced-surface-field (RESURF) design techniques [14]. In the RESURF technique, an n-type drift region is implanted into a p-type epilayer, as illustrated in Fig. 3. In the blocking state, the drift region depletes before reaching avalanche breakdown, and field lines from donor atoms in the depleted drift region extend vertically, terminating on acceptor atoms in the underlying p-type epilayer. Since field lines are oriented vertically and not horizontally, there is very little field taper from source to drain. Thus, the lateral field remains almost constant along the drift region, and an arbitrarily high blocking voltage can be achieved simply by moving the drain further from the source. In practice, the blocking voltage is limited by vertical breakdown between the drain and the underlying p-type epilayer. If field crowding at the ends are ignored and a constant lateral field is assumed along the drift region, the specific resistance of a RESURF LDMOSFET is approximately  $4\times$  lower than given by (1) for a vertical device of the same




Fig. 3. Cross section of a lateral RESURF DMOSFET on a p-type substrate.

blocking voltage [15]. However, in practice it is very difficult to achieve a constant lateral field along the drift region, and RESURF devices have so far not proven competitive with vertical MOSFETs in SiC. In addition, RESURF devices are much more sensitive to the surface charge in the oxide above the active SiC layer, a particularly difficult problem in SiC.

### D. Advanced UMOSFETs

In our discussion of early UMOSFETs, we noted that their blocking voltage was limited by oxide breakdown at the trench corners. A number of attempts were made to alleviate this problem by tapering the sidewalls or rounding the corners using proprietary processing techniques. A notable example is the UMOSFET reported by Denso Corp., Japan, in 1997 [16]. This device utilizes rounded trench corners and incorporates an n-type epilayer grown subsequent to trench etch, forming the first accumulation-channel UMOSFET. This UMOSFET exhibited a blocking voltage of 450 V, specific resistance of  $10.9 \text{ m}\Omega\text{-cm}^2$ , and  $V_B^2/R_{SP}$  of  $18.6 \text{ MW/cm}^2$ .

In 1998, Purdue University reported a SiC accumulation-channel UMOSFET with new structural features that shielded the trench oxide from high electric fields in the blocking state [17]. A cross section of this device is shown in Fig. 4. The new features consist of a p-type region formed in the trench bottom by self-aligned ion implantation, and a thin n-type epilayer incorporated between the n-drift region and the p-type base. The p-type trench implant is grounded, and shields the trench oxide from high electric fields in the blocking state. The n-type epilayer prevents JFET pinch-off between the trench implant and the base, and promotes lateral current spreading in the on-state, eliminating current crowding at the trench corners. The device also incorporates an n-type epilayer grown after the trench etch and implant steps, as in the Denso device. The Purdue UMOSFET exhibited a blocking voltage of 1400 V, specific resistance of  $15.7 \text{ m}\Omega\text{-cm}^2$ , and  $V_B^2/R_{SP}$  of  $125 \text{ MW/cm}^2$ , about  $25\times$  higher than the theoretical limit for conventional silicon MOSFETs.

### E. Comparison of Devices

Fig. 5 shows specific resistance and blocking voltage for the leading SiC power MOSFETs reported to date. Diagonal lines in the figure represent the theoretical limits given by (1) using parameters for silicon and 4H-SiC, respectively. As seen, a number






Fig. 4. Cross section of an advanced accumulation-channel UMOFET introduced in 1998. New features include a  $p^+$  region at the bottom of the trench to protect the oxide from high fields in the blocking state, an n-type layer below the base to prevent JFET pinchoff of the channel and promote lateral current spreading, and an n-type epilayer grown on the trench sidewalls to form an accumulation channel at the MOS interface.

of SiC power MOSFETs exceed the theoretical limit for silicon MOSFETs by a wide margin, but so far none come close to the theoretical limit for 4H-SiC. This is because the specific resistance in these devices is dominated by the MOSFET channel, and not by the drift region. Examination of the figure reveals that little progress has been made in reducing the specific resistance over the past eight years. We will discuss the device physics underlying this problem in Section III.

In spite of the lingering problems with MOS channel resistance, overall progress has been impressive. Blocking voltage has increased at the average rate of 75% per year over the past seven years, as shown in Fig. 6. The hot-wall epigrowth technique [18], [19] makes it feasible to obtain drift regions up to 200  $\mu\text{m}$  thick, which should enable blocking voltages of about 20 kV (PiN diodes have already demonstrated blocking voltages of 19.3 kV [20].) Work is currently underway to improve our understanding of the SiC/SiO<sub>2</sub> interface and increase the MOS channel mobility. This is expected to push the performance much closer to the theoretical limits predicted by (1).

### III. MOSFET PROCESSING ISSUES

#### A. Effect of Implant Activation Annealing on Inversion Layer Mobility

Since diffusion is impractical in SiC, selective doping must be accomplished by ion implantation. Activation of implanted dopants requires annealing at temperatures between 1000 and 1700  $^{\circ}\text{C}$ , depending upon the implant species and polytype [21], [22]. At the higher temperatures, surface degradation occurs due to loss of silicon from the surface and an associated phenomenon known as step bunching [23]. Step bunching arises as a result of the intentional miscut angle of the substrate needed to preserve the polytype stacking sequence during epigrowth, typically 3.5 $^{\circ}$  for 6H-SiC and 8 $^{\circ}$  for 4H-SiC. At the higher annealing temperatures, the surface atoms become mobile, and the surface seeks to minimize its energy by reducing the number of steps. This results in fewer but higher steps, a phenomenon




Fig. 5. On resistance and blocking voltage of representative SiC MOSFETs fabricated between 1992 and the present. Solid diagonal lines represent the theoretical limits for silicon and 4H-SiC given by (1), and the dashed line represents the current state-of-the-art in SiC.

known as step bunching. The inversion layer mobility of MOSFETs fabricated on step-bunched surfaces can be extremely low, often less than 1  $\text{cm}^2/\text{Vs}$ . Experiments at various institutions [24] indicate that annealing in a silicon-rich ambient significantly improves surface morphology. However, even if visually smooth surfaces are maintained during the anneal, the MOSFET inversion layer mobility can still be quite low [25], and research in this area is continuing.

#### B. Effect of Interface States on Inversion Layer Mobility

From 1992 to 1997, SiC MOS research focussed on reducing the density of interface states on p-type SiC, since this is the material on which n-channel MOSFETs are made. Due to the wide bandgap of SiC, however, conventional MOS measurement techniques can only probe the lower half of the bandgap on p-type substrates. Through a series of incremental improvements [26]–[28], the average interface state density  $D_{IT}$  in the lower half of the bandgap was reduced from  $6 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$  in 1992 to around  $1.5 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$  in 1996. In the best devices, the interface state density decreases into the mid- $10^{10} \text{ eV}^{-1} \text{ cm}^{-2}$  range near midgap [29]. At these levels, it was felt that interface state density had little impact on MOSFET performance. However, in 1997 Afanasev and co-workers [30] reported internal photoemission (IPE) measurements of interface state density in the upper-half of the bandgap that show  $D_{IT}$  rising exponentially toward the conduction band, reaching levels above  $10^{13} \text{ eV}^{-1} \text{ cm}^{-2}$  near the band edge. These measurements have since been confirmed by other groups [31], [32] using MOS admittance measurements on n-type substrates. Fig. 7 shows interface state density measured on both p-type and n-type SiC samples using the AC conductance technique.

An exponentially increasing interface state density in the upper half of the bandgap can be highly detrimental to the inversion layer mobility in MOSFETs because of two effects [31], [33], [34]. First, a substantial fraction of the electron charge induced at the interface will be held in traps, and




Fig. 6. Best reported blocking voltage versus year for SiC MOSFETs. Blocking voltage has increased at about 75% per year since 1992.

these carriers are not available for conduction. Second, the trapped electrons give rise to strong Coulomb scattering of the remaining mobile electrons, reducing their mobility. The combined effect can easily account for the observed low inversion layer mobilities in both 4H and 6H polytypes. Work is underway to reduce the interface state density in the upper half of the bandgap, and significant progress has been achieved using post-oxidation annealing in nitric oxide (NO) [35], [36]. It has recently been demonstrated that this anneal can lead to higher inversion layer mobilities [37], [38], but the picture is still not totally clear and the results have yet to be transferred to high voltage power MOSFETs.

### C. Oxide Reliability Considerations

As discussed earlier, the higher critical field of SiC means that the surface electric fields in SiC MOSFETs can be up to  $10\times$  higher than in silicon devices. This places greater stress on the gate oxide, and raises concerns about oxide reliability, especially at elevated temperatures. The concern is heightened because the conduction band offset between  $\text{SiO}_2$  and SiC is lower than between  $\text{SiO}_2$  and silicon. The most severe degradation occurs when electrons are injected from the SiC into the oxide, as will occur in an n-channel MOSFET in the conducting state. Only a limited amount of work has been performed on SiC oxide reliability [39], but these studies suggest that acceptable reliability can be maintained if the oxide electric field is kept below about 4 MV/cm and the temperature below 150 °C. Higher temperatures can be tolerated if the oxide field is further reduced. Unfortunately, it appears that long term operation of SiC MOS devices above 200–250 °C will not be feasible.

## IV. SUMMARY AND CONCLUSIONS

SiC MOSFETs have achieved blocking voltages of 6.1 kV and performance figures-of-merit  $70\times$  higher than the theoretical limit for silicon MOSFETs. Blocking voltages have increased at an average rate of 75% per year for the past eight years. In spite of this progress, SiC MOSFETs are not yet economically competitive with silicon devices, and therefore are not yet ready for commercialization.




Fig. 7. Interface state density for thermally grown  $\text{SiO}_2$  on 4H-SiC (open symbols) and 6H-SiC (solid symbols), as measured by the hi-lo technique (triangles) and the ac conductance technique (circles and squares). Data in the upper half of the bandgap are measured on n-type epilayers, and data in the lower half are measured on p-type epilayers. Although the interface state density appears similar on the two polytypes, the wider bandgap of 4H-SiC allows the interface state density to reach much higher levels near the conduction band.

Two aspects of SiC MOSFET development require further improvement. First, inversion layer mobility needs to be increased. This will require minimizing surface degradation due to implant anneals while reducing interface state density, possibly using post-oxidation annealing techniques now under investigation. The incorporation of accumulation-channel surface layers or buried channel implants may provide an alternate route around the mobility limitations. Second, device size needs to be increased to provide absolute currents in the tens of amps instead of fractions of an amp, and a manufacturable process must be developed that can produce high performance devices with good yield at an acceptable cost. This requires improvements in SiC material quality, increases in wafer size, and reductions in wafer cost, topics addressed by an accompanying paper in this issue [40].

## REFERENCES

- [1] B. J. Baliga, "Power semiconductor device figure of merit for high-frequency applications," *IEEE Electron Device Lett.*, vol. 10, p. 455, Oct. 1989.
- [2] K. Shibahara, T. Takauchi, T. Saitoh, S. Nishino, and H. Matsunami, *Proc. Materials Research Society Symp.*, T. Aselage, D. Emin, and C. Wood, Eds., 1987, vol. 97, p. 247.
- [3] J. W. Palmour, H. S. Kong, and R. F. Davis, "High-temperature depletion-mode metal-oxide semiconductor field-effect transistors in beta-SiC thin films," *Appl. Phys. Lett.*, vol. 51, p. 2028, 1987.
- [4] —, "Characterization of device parameters in high-temperature metal-oxide-semiconductor field-effect transistors in  $\beta$ -SiC thin films," *J. Appl. Phys.*, vol. 64, p. 2168, 1988.
- [5] J. W. Palmour, J. A. Edmond, H. S. Kong, and C. H. Carter, Jr., "Vertical power devices in silicon carbide," in *Proc. Silicon Carbide and Related Materials*, 1994, p. 499.
- [6] J. A. Cooper, Jr., "Advances in SiC MOS technology," *Phys. Stat. Sol.*, vol. 162, p. 305, 1997.
- [7] H. Yano, T. Hirao, T. Kimoto, H. Matsunami, K. Asano, and Y. Sugawara, "Anisotropy of inversion channel mobility in 4H- and 6H-SiC MOSFETs on (112-0) face," in *Silicon Carbide and Related Materials—1999*, C. H. Carter, Jr., R. P. Devaty, and G. S. Rohrer, Eds. Zürich, Switzerland: Trans Tech, 2000, p. 1105.

- [8] J. W. Palmour, S. T. Allen, R. Singh, L. A. Lipkin, and D. F. Waltz, "4H-silicon carbide power switching devices," in *Silicon Carbide and Related Materials 1995*, ser. Inst. Phys. Conf. Series no. 142, 1996, p. 813.
- [9] J. N. Shenoy, J. A. Cooper, Jr., and M. R. Melloch, "High-voltage double-implanted power MOSFETs in 6H-SiC," *IEEE Electron Device Lett.*, vol. 18, p. 93, Mar. 1997.
- [10] P. M. Shenoy and B. J. Baliga, "High voltage planar 6H-SiC ACCUFET," in *Silicon Carbide, III-Nitrides and Related Materials*. Zürich, Switzerland: Trans Tech, 1998, p. 993.
- [11] D. Peters, R. Schörner, P. Friedrichs, J. Völkl, H. Mitlehner, and D. Stephani, "An 1800 V triple implanted vertical 6H-SiC MOSFET," *IEEE Trans. Electron Devices*, vol. 46, p. 542, Mar. 1999.
- [12] Y. Sugawara, K. Asano, R. Singh, J. Palmour, and D. Takayama, "4.5 kV novel high voltage high performance SiC-FET 'SIAFET'," in *Proc. 12th Int. Symp. Power Semiconductor Devices and ICs*, Toulouse, France, May 22–25, 2000.
- [13] J. Spitz, M. R. Melloch, J. A. Cooper, Jr., and M. A. Capano, "High-voltage (2.6 kV) lateral DMOSFETs in 4H-SiC," *IEEE Electron Device Lett.*, vol. 19, p. 100, Mar. 1998.
- [14] J. A. Appels and H. M. J. Vaes, "High voltage thin layer devices (RESURF devices)," in *IEDM Tech. Dig.*, 1979, p. 238.
- [15] B. J. Baliga, "Prospects for development of SiC power devices," *Silicon Carbide and Related Materials 1995*, ser. Inst. Phys. Conf. Series no. 142, p. 1, 1996.
- [16] K. Hara, "Vital issues for SiC power devices," in *Silicon Carbide, III-Nitrides and Related Materials*. Zürich, Switzerland: Trans Tech, 1998, p. 901.
- [17] J. Tan, J. A. Cooper, Jr., and M. R. Melloch, "High-voltage accumulation-layer UMOFETs in 4H-SiC," *IEEE Electron Device Lett.*, vol. 19, p. 487, Dec. 1998.
- [18] O. Kordina, C. Hallin, R. C. Glass, A. Henry, and E. Janzén, "A novel hot-wall CVD reactor for SiC epitaxy," in *Silicon Carbide and Related Materials*, ser. Inst. Phys. Conf. Series no. 137, 1994, p. 41.
- [19] E. Janzén and O. Kordina, "Recent progress in epitaxial growth of SiC for power device applications," in *Silicon Carbide and Related Materials 1995*, ser. Inst. Phys. Conf. Series no. 142, 1996, p. 653.
- [20] Y. Sugawara, D. Takayama, K. Asano, R. Singh, J. Palmour, and T. Hayashi, "12–19 kV 4H-SiC pin diodes with low power loss," in *Proc. 2001 Int'l. Symp. Power Semiconductor Devices and ICs*, Osaka, Japan, June 4–7, 2001.
- [21] T. Kimoto, A. Itoh, H. Matsunami, T. Nakata, and M. Watanabe, "The effects of  $n^+$  dose in implantation into 6H epilayers," *J. Electron. Mater.*, vol. 24, p. 235, 1995.
- [22] —, "Aluminum and boron ion implantations into 6H-SiC epilayers," *J. Electron. Mater.*, vol. 25, p. 879, 1996.
- [23] M. A. Capano, S.-H. Ryu, M. R. Melloch, and J. A. Cooper, Jr., "Dopant activation and surface morphology of ion implanted 4H- and 6H-silicon carbide," *J. Electron. Mater.*, vol. 27, p. 370, 1998.
- [24] M. A. Capano, S. Ryu, J. A. Cooper, Jr., M. R. Melloch, K. Rottner, S. Karlsson, N. Nordell, A. Powell, and D. E. Walker, Jr., "Surface roughening in ion implanted 4H-silicon carbide," *J. Electron. Mater.*, vol. 28, p. 214, 1999.
- [25] M. K. Das, M. A. Capano, J. A. Cooper, Jr., and M. R. Melloch, "Effect of implant activation annealing conditions on the inversion channel mobility in 4H- and 6H-SiC MOSFETs," in *Electronic Materials Conf.*, Santa Barbara, CA, June 30–July 2, 1999.
- [26] J. N. Shenoy, G. L. Chindalore, M. R. Melloch, J. A. Cooper, Jr., J. W. Palmour, and K. G. Irvine, "Characterization and optimization of the SiO<sub>2</sub>/SiC MOS interface," *J. Electron. Mater.*, vol. 24, p. 303, 1995.
- [27] L. A. Lipkin and J. W. Palmour, "Improved oxidation procedures for reduced SiO<sub>2</sub>/SiC defects," *J. Electron. Mater.*, vol. 25, p. 909, 1996.
- [28] M. K. Das, J. A. Cooper, Jr., and M. R. Melloch, "Effect of epilayer characteristics and processing conditions on the thermally oxidized SiO<sub>2</sub>/SiC interface," *J. Electron. Mater.*, vol. 27, p. 353, 1998.
- [29] L. A. Lipkin, D. B. Slater, Jr., and J. W. Palmour, "Low interface state density oxides on p-type SiC," in *Silicon Carbide, III-Nitrides and Related Materials*. Zürich, Switzerland: Trans Tech, 1998, p. 853.
- [30] V. V. Afanasev, M. Bassler, G. Pensl, and M. Schultz, "Intrinsic SiC/SiO<sub>2</sub> interface states," *Phys. Stat. Sol., a*, vol. 162, p. 321, 1997.
- [31] M. K. Das, B. S. Um, and J. A. Cooper, Jr., "Anomalously high density of interface states near the conduction band in SiO<sub>2</sub>/4H-SiC MOS devices," in *Silicon Carbide and Related Materials—1999*, C. H. Carter, Jr., R. P. Devaty, and G. S. Rohrer, Eds. Zürich, Switzerland: Trans Tech, 2000, p. 1069.
- [32] N. S. Saks, S. S. Mani, and A. K. Agarwal, "Interface trap profile near the band edges at the 4H-SiC/SiO<sub>2</sub> interface," *Appl. Phys. Lett.*, vol. 76, p. 2250, 2000.
- [33] R. Schörner, P. Friedrichs, D. Peters, and D. Stephani, "Significantly improved performance of MOSFETs on silicon carbide using the 15R-SiC polytype," *IEEE Electron Device Lett.*, vol. 20, p. 241, May 1999.
- [34] V. R. Vathulya, "A study of on-state conduction in the silicon carbide power DIMOS device," Ph.D. dissertation, Dept. Elect. Eng. Comput. Sci., Lehigh Univ., Bethlehem, PA, June 1999.
- [35] C. Y. Chung, C. C. Tin, J. R. Williams, K. McDonald, M. Di Ventra, S. T. Pantelides, L. C. Feldman, and R. A. Weller, "Effect of nitric oxide annealing on the interface trap densities near the band edges in the 4H polytype of silicon carbide," *Appl. Phys. Lett.*, vol. 76, p. 1713, 2000.
- [36] C. Y. Chung, C. C. Tin, T. Issacs-Smith, J. R. Williams, K. McDonald, M. Di Ventra, S. T. Pantelides, L. C. Feldman, R. A. Weller, and O. W. Holland, "Nitrogen passivation of interface states near the conduction band in silicon carbide," in *Proc. Mat. Res. Soc. Symp., MRS Fall Symp.*, Boston, MA, Nov. 27–Dec. 1, 2000.
- [37] M. K. Das, L. A. Lipkin, J. W. Palmour, G. Y. Chung, J. R. Williams, K. McDonald, and L. C. Feldman, "High mobility 4H-SiC inversion mode MOSFETs using thermally grown, NO annealed SiO<sub>2</sub>," in *IEEE Device Research Conf.*, Denver, CO, June 19–21, 2000.
- [38] C.-Y. Lu, J. A. Cooper, Jr., C. Y. Chung, and J. R. Williams, unpublished, 2000.
- [39] M. M. Maranowski and J. A. Cooper, Jr., "Time-dependent-dielectric-breakdown measurements of thermal oxides on n-type 6H-SiC," *IEEE Trans. Electron Devices*, vol. 46, p. 520, Mar. 1999.
- [40] M. G. Spencer, J. W. Palmour, and C. H. Carter, Jr., "Substrate and Epitaxial Issues for SiC Power Devices," *IEEE Trans. Electron Devices*, vol. 49, Apr. 2002.



**James A. Cooper, Jr.** (S'66–M'69–SM'85–F'93) received the B.S.E.E. degree from Mississippi State University, Mississippi State, in 1968, the M.S.E.E. degree from Stanford University, Stanford, CA, in 1969, and the Ph.D. degree from Purdue University, West Lafayette, IN, in 1973.

He is currently the Charles William Harrison Professor of Electrical and Computer Engineering at Purdue University. From 1973 to 1983, he was Member of Technical Staff, Bell Laboratories, Murray Hill, NJ. While there, he served as Principal Designer of AT&T's first microprocessor and developed a time-of-flight technique for measuring the high-field drift velocity of electrons in inversion layers on silicon. In 1983, he became Professor of Electrical Engineering at Purdue, where he was the founding Director of the Purdue Optoelectronics Research Center. He has co-authored over 200 technical papers and conference presentations (18 invited), four book chapters, and holds eleven U.S. patents. He was recently named Co-Director of the Birck Nanotechnology Center, a \$53 million research facility being constructed in Purdue's Discovery Park.

Dr. Cooper served as Associate Editor of IEEE TRANSACTIONS ON ELECTRON DEVICES from 1983 to 1986 and was a Guest Editor of the 1999 Special Issue of T-ED on SiC device technology.





**Michael R. Melloch** (S'76–M'76–SM'91–F'99) received the B.S.E.E., M.S.E.E., and the Ph.D. degrees from Purdue University, West Lafayette, IN, in 1975, 1976, and 1981, respectively.

From June 1976 to August 1978, he was a Design Engineer with Intel Corporation, where he worked on the 8275, a CRT controller chip; the 8748, the first single-chip microcomputer; and was Co-Designer of the 8051, a second-generation single-chip microcomputer. In February 1982, he joined the Central Research Laboratories, Texas Instruments, Houston,

TX, as Member of Technical Staff. While there, his research interests centered around GaAs surface acoustic wave devices. In August 1984, he joined the School of Electrical Engineering, Purdue University, as an Assistant Professor and is presently a Professor and former Assistant Dean of Engineering. He has co-authored 300 conference talks, 270 technical papers, seven book chapters, and is the holder of five U.S. patents. His current research interests are in molecular beam epitaxy, metal-organic chemical vapor deposition of SiC and III-V nitrides, optoelectronics, and SiC processing and devices.

Dr. Melloch has served as a Symposium Co-Organizer for the 1993 and 1999 Spring Meetings of the Material Research Society, the Program Chair for the 1994 North American Conference on Molecular Beam Epitaxy; Co-Organizer of the 8th International Conference on Superlattices, Microstructures, and Microdevices; Associate Program Chair for the 1997 International Symposium on Compound Semiconductors, Program Chair of the 2000 International Symposium on Compound Semiconductors, Program Chair of the 1998 and 1999 Electronic Materials Conferences, and General Chair for the 2000 and 2001 Electronic Materials Conferences. In 1993, he was elected to the Electronic Materials Committee of the Minerals, Metals, and Materials Society, and has served as Secretary (1995–1997), Vice-Chair (1997–1999), and Chair (2000–2001). He has been Guest Editor for seven journal special issues, and is a Fellow of the American Geophysical Society, the American Vacuum Society, and the Optical Society of America.



**Ranbir Singh** received the B. Tech degree from the Indian Institute of Technology, New Delhi, India, in 1990, and the M.S. and Ph.D. degrees from North Carolina State University, Raleigh, in 1992 and 1997, respectively, all in electrical engineering.

He has been conducting research on SiC power devices at Cree, Inc., Durham, NC, since 1995. His interests include development of SiC power MOSFETs, IGBTs, field-controlled thyristors, JBS, PiN, and Schottky diodes. His graduate experience included exposure to a wide variety of both bipolar

and MOS families of devices, with his specialty in characterizing the cryogenic operation of Si power devices. He has co-authored over 45 publications in various conference proceedings and refereed journals and is an inventor on seven issued U.S. patents. He is the author of *Cryogenic Operation of Silicon Power Devices* (Boston, MA: Kluwer, 1998).

**Anant Agarwal** (M'85) received the B.E. degree in electrical engineering from M.N.R. Engineering College, Allahabad, India, in 1978, the M.S.E.E degree from University of Tennessee in 1981, and the Ph.D. in electrical engineering from Lehigh University, Bethlehem, PA, in 1984.

In 1984, he joined AT&T Bell Laboratories, Murray Hill, NJ, where he worked on GaAs digital circuits for optical communication. From 1985 to 1990, he was an Assistant Professor at the M.N.R. Engineering College. From 1990 to 1999, he was with Northrop Grumman Science and Technology Center (STC), Pittsburgh, PA (formerly Westinghouse STC), where he researched advanced SiC power and microwave device design and processing. He designed and processed SiC GTOs, UMOSFETs, DMOSFETs, and SITs for a variety of externally and internally sponsored programs. He was also engaged in the development of SiGe HBTs for X-band power amplifiers. Since March 1999, he has been with Cree, Inc., Durham, NC, where he is pursuing the research and development of SiC high-power, high-temperature devices. He has co-authored over 70 technical papers and conference presentations and holds six U.S. patents.

Dr. Agarwal is a member of the IEEE Electron Devices Society.



**John W. Palmour** (M'95) received the B.S. and Ph.D. degrees from North Carolina State University, Raleigh, in 1982 and 1988, respectively. His major was materials science and engineering and his minor was electrical engineering. His doctoral research concentrated on processing techniques and transistor development in SiC devices, and he demonstrated an SiC MOSFET operating at 650 °C.

After graduating, he became Co-Founder of Cree Research, Inc., Durham, NC, where he is Director of Advanced Devices. He has been responsible for

the development of high voltage, high-temperature 4H-SiC power MOSFETs and thyristors, as well as high-frequency MESFETs and planar n-channel and p-channel 6H-SiC MOSFETs. He is responsible for Cree's development of conference proceedings and refereed journals and is an Inventor on 17 issued U.S. patents and ten foreign patents concerning semiconducting SiC. He also serves on the Board of Directors, Cree Research.